

74ACT563 Octal Latch with 3-STATE Outputs

Features

- I_{CC} and I_{OZ} reduced by 50%
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to ACT573 but with inverted outputs
- Outputs source/sink 24mA

Ordering Information

ACT563 has TTL-compatible inputs

General Description


The ACT563 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.

The ACT563 device is functionally identical to the ACT573, but with inverted outputs.

Order Number	Package Number	Package Description
74ACT563SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

Connection Diagram





Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
LE	Latch Enable Input
ŌĒ	3-STATE Output Enable Input
$\overline{O}_0 - \overline{O}_7$	3-STATE Latch Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Logic Symbols





April 2007

Functional Description

The ACT563 contains eight D-type latches with 3-STATE complementary outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs at setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but that does not interfere with entering new data into the latches.

Function Table

l	Inputs		Internal	Output	
OE	LE	D	Q	0	Function
Н	Х	Х	Х	Z	High-Z
Н	Н	L	Н	Z	High-Z
Н	Н	Н	L	Z	High-Z
Н	L	Х	NC	Z	Latched
L	Н	L	Н	Н	Transparent
L	Н	Н	L	L	Transparent
L	L	Х	NC	NC	Latched


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 1.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	-0.5V to +7.0V
I _{IK}	DC Input Diode Current	
	$V_{I} = -0.5V$	–20mA
	$V_{I} = V_{CC} + 0.5V$	+20mA
VI	DC Input Voltage	-0.5V to V _{CC} + 0.5V
I _{ок}	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	–0.5V to V _{CC} + 0.5V
Ι _Ο	DC Output Source or Sink Current	±50mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current per Output Pin	±50mA
T _{STG}	T _{STG} Storage Temperature -65°C	
TJ	Junction Temperature	140°C

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V _{CC}	Supply Voltage	4.5V to 5.5V
VI	Input Voltage	0V to V _{CC}
Vo	Output Voltage	0V to V _{CC}
T _A	Operating Temperature	–40°C to +85°C
$\Delta V / \Delta t$	Minimum Input Edge Rate:	125mV/ns
	V _{IN} from 0.8V to 2.0V, V _{CC} @ 4.5V, 5.5V	

DC Electrical Characteristics

	V _{cc}			T _A = +25°C		T _A = -40°C to +85°C	
Symbol	Parameter	(V)	Conditions	Тур.	G	uaranteed Limits	Units
V _{IH}	Minimum HIGH Level	4.5	$V_{OUT} = 0.1V \text{ or}$	1.5	2.0	2.0	V
	Input Voltage	5.5	V _{CC} – 0.1V	1.5	2.0	2.0	1
V _{IL}	Maximum LOW Level	4.5	$V_{OUT} = 0.1V \text{ or}$	1.5	0.8	0.8	V
	Input Voltage	5.5	V _{CC} – 0.1V	1.5	0.8	0.8]
V _{OH}	Minimum HIGH Level	4.5	$I_{OUT} = -50 \mu A$	4.49	4.4	4.4	V
	Output Voltage	5.5		5.49	5.4	5.4]
			$V_{IN} = V_{IL} \text{ or } V_{IH}$:]
		4.5	$I_{OH} = -24mA$		3.86	3.76	
	5.5	$I_{OH} = -24 m A^{(1)}$		4.86	4.76]	
V _{OL}	Maximum LOW Level	4.5	Ι _{ΟUT} = 50μΑ	0.001	0.1	0.1	V
	Output Voltage	5.5	-	0.001	0.1	0.1	1
			$V_{IN} = V_{IL} \text{ or } V_{IH}$:				1
		4.5	$I_{OL} = 24mA$		0.36	0.44	
		5.5	$I_{OL} = 24 m A^{(1)}$		0.36	0.44]
I _{IN}	Maximum Input Leakage Current	5.5	$V_I = V_{CC}, GND$		±0.1	±1.0	μA
I _{OZ}	Maximum 3-STATE Current	5.5	$V_{I} = V_{IL}, V_{IH};$ $V_{O} = V_{CC}, GND$		±0.25	±2.5	μΑ
I _{CCT}	Maximum I _{CC} /Input	5.5	$V_{I} = V_{CC} - 2.1V$	0.6		1.5	mA
I _{OLD}	Minimum Dynamic	5.5	V _{OLD} = 1.65V Max.			75	mA
I _{OHD}	Output Current ⁽²⁾	5.5	V _{OHD} = 3.85V Min.			-75	mA
I _{CC}	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		4.0	40.0	μA

Notes:

1. All outputs loaded; thresholds on input associated with output under test.

2. Maximum test duration 2.0ms, one output loaded at a time.

AC Electrical Characteristics

			T _A = +25°C, C _L = 50pF		C, F	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C,$ $C_{L} = 50\text{pF}$		
Symbol	Parameter	$V_{CC} (V)^{(3)}$	Min.	Тур.	Max.	Min.	Max.	Units
t _{PLH}	Propagation Delay, D_n to \overline{O}_n	5.0	3.0	7.0	11.5	2.5	12.5	ns
t _{PHL}	Propagation Delay, D_n to \overline{O}_n	5.0	3.0	6.0	10.0	2.5	11.0	ns
t _{PLH}	Propagation Delay, LE to O _n	5.0	3.0	6.5	10.5	2.5	11.5	ns
t _{PHL}	Propagation Delay, LE to O _n	5.0	2.5	5.5	9.5	2.0	10.5	ns
t _{PZH}	Output Enable Time	5.0	2.5	5.5	9.0	2.0	10.0	ns
t _{PZL}	Output Enable Time	5.0	2.0	5.5	8.5	2.0	9.5	ns
t _{PHZ}	Output Disable Time	5.0	3.5	6.5	10.5	2.5	11.5	ns
t _{PLZ}	Output Disable Time	5.0	2.0	4.5	8.0	1.0	8.5	ns

Note:

3. Voltage range 5.0 is 5.0V \pm 0.5V.

AC Operating Requirements

			T _A = + C _L =	-25°C, 50pF	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C,$ $C_{L} = 50\text{pF}$	
Symbol	Parameter	$V_{CC} (V)^{(4)}$	Тур.	Gua	aranteed Minimum	Units
t _S	Setup Time, HIGH or LOW, D _n to LE	5.0	1.5	4.0	4.5	ns
t _H	Hold Time, HIGH or LOW, D _n to LE	5.0	-2.0	0	0	ns
t _W	LE Pulse Width, HIGH	5.0	2.0	3.0	3.0	ns

Note:


4. Voltage range 5.0 is $5.0V \pm 0.5V$.

Capacitance

Symbol	Parameter	Conditions	Тур.	Units
C _{IN}	Input Capacitance	V _{CC} = OPEN	4.5	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 5.0V$	50.0	pF



Dimensions are in inches (millimeters) unless otherwise noted.





U

74ACT563 Octal Latch with 3-STATE Outputs

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx [®]	HiSeC™	Programmable Active Droop™	TinyLogic [®]
Across the board. Around the world. [™]	<i>i-Lo</i> ™	QFET [®]	TINYOPTO™
ActiveArray [™]	ImpliedDisconnect™	QS™	TinyPower™
Bottomless™	IntelliMAX™	QT Optoelectronics™	TinyWire™
Build it Now™	ISOPLANAR™	Quiet Series™	TruTranslation™
CoolFET™	MICROCOUPLER™	RapidConfigure™	μSerDes™
CROSSVOLT™	MicroPak™	RapidConnect™	UHC®
CTL™	MICROWIRE™	ScalarPump™	UniFET™
Current Transfer Logic™	MSX™	SMART START™	VCX™
DOME™	MSXPro™	SPM [®]	Wire™
E²CMOS™	OCX™	STEALTH™	·····c
EcoSPARK [®]	OCXPro™	SuperFET™	
EnSigna™	OPTOLOGIC [®]	SuperSOT™-3	
FACT Quiet Series™	OPTOPLANAR [®]	SuperSOT™-6	
FACT [®]	PACMAN™	SuperSOT™-8	
FAST [®]	POP™	SyncFET™	
FASTr™	Power220 [®]	TCM™	
FPS™	Power247 [®]	The Power Franchise [®]	
FRFET [®]	PowerEdge™	↓ [™]	
GlobalOptoisolator™	PowerSaver™	TinyBoost [™]	
GTO™	PowerTrench [®]	TinyBuck™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

PRODUCT STATUS DEFINITIONS